. Cross-sectional schematic of the cell test structure used to reduce the series resistance on the n-side of the junction. Thick indium contacts were diffused into the n-side of the CdZnTe in an attempt to form a low resistance n-side contact to the CdZnTe cell. The thick indium is not optically transparent and therefore only dark I-V curves could be measured. ..31 Figure 36 . Schematic of the solar cell structure using iodine for doping the emitter layer. ..........37 Figure 37 . SIMS profile of the iodine concentration of layer W10057 in situ doped with iodine. 38 Figure 38 . I-V curve from a solar cell fabricated from layer W10057, the iodine profile of which is shown in Figure 37 Figure 1 . EPIR's tandem cell architecture that is currently under development (not as a part of this program) is shown on the right in Figure 1 . The keys to both the single junction and the tandem junction cell architectures are the ability to grow high quality single-crystal CdTe and CdZnTe layers on p-type Si substrates, to dope the CdTe and CdZnTe controllably, both n and p-type, and to make low resistance ohmic front and back contacts. The specific goals of the program were as follows: 
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Focus of the First Quarter (Q1)
EPIR's focus during the first quarter was to fulfill the Q1 objectives in the Preincubator proposal. The key technology developments targeted during Q1 of the program were as follows:
1. Establish the growth of thin-film single crystal CdTe (111) on Si substrates using molecular beam epitaxy (MBE) with an x-ray Double Crystal Rocking Curve (DCRC) FWHM < 200 arcsec.
2. Achieve CdTe n-type doping with a carrier concentration > 3 x 10 16 cm -3 .
3. Achieve CdTe p-type doping with a carrier concentration > 3 x 10 15 cm -3 .
4. Develop a low resistance ohmic contact to n-type CdTe.
Growth of Thin-Film Single-Crystal CdTe (111) on Si
Single-crystal CdTe is grown epitaxially by MBE on (111) oriented Si substrates at EPIR. The quality of the single crystal CdTe film is typically measured by x-ray diffraction and is reported as a double-crystal rocking curve full-width-at-half-maximum (DCRC FWHM). 
Establish CdTe n-type Doping with a Carrier Concentration > 3 x 10 16 cm -3
CdTe was grown on highly resistive (211)-oriented Si substrates for Hall measurement purposes and on highly conductive (111) oriented p-type Si substrates (Si resistivity ~ 0.009 Ω-cm) to extract the carrier concentration from C-V measurements. The CdTe samples were undoped in the "as-grown" state. The average layer DCRC FWHM of these films varied between 100 and 160 arcsec.
Sample Preparation
The CdTe samples were doped n-type by post-growth diffusion of indium into the sample from the top surface of the CdTe film. The CdTe surface was cleaned and etched with a DI water/HCl solution prior to loading the sample into the evaporation chamber. E-beam evaporation was used to deposit In on the freshly etched CdTe surface. The Hall samples were annealed using Rapid Thermal Annealing (RTP) in a nitrogen ambient. The longer annealing time was used to diffuse 
Intensity (cps)
Sample D08105 the indium to the back surface of the CdTe, resulting in a relatively uniform and flat indium profile across the CdTe film to the CdTe/Si interface (see Figure 4 ). After the diffusion anneal, the excess In was etched off the sample surface using an HCl solution. A thick Al layer was deposited on the back surface of the Si and annealed to establish an ohmic contact to the p-type Si substrate for the C-V analysis.
Indium tin oxide (ITO) was used to establish good ohmic contact to the indium-diffused n-type CdTe. The ITO was patterned using photolithography and selectively removed, leaving behind only contact pads for van der Pauw Hall measurements (see Figure 5 ). 
Hall Data
The n-type nature of the indium-diffused CdTe layers was successfully measured using a traditional Hall measurement. Additionally, the ohmic nature of the indium and ITO metal contacts on the n-type surface indicates an n-type conversion. If the CdTe had not converted to n-type, the indium would form a Schottky contact, as indium has a work function of ~ 4.1 eV. Figure 6 illustrates a typical linear ohmic current-voltage (I-V) response between two indium contacts on the surface of n-type CdTe. Table 1 gives an overview of the room-temperature Hall results from the indium-diffused single crystal CdTe on Si samples. Summary of the Hall Data:
• A consistent > 10 17 cm -3 n-doping with a mobility between 350-550 cm 2 /Vs was achieved with our process.
Voltage (V)
Current (Amps)
Capacitance-Voltage Measurements of Indium Diffused CdTe
For the C-V samples, indium was deposited as the front n-side contact. The indiffused indium layer forms an n-p + heterojunction between the n-CdTe and the p + -Si substrate. This structure was used for extracting the n-type carrier concentration using C-V analysis.
The lower doped n-CdTe is depleted during a standard C-V voltage measurement; therefore it is possible to extract the n-type carrier concentration of the CdTe layer from a C-V sweep of the layer. The n-type carrier concentration extracted from the C-V measurement shown in Figure 7 indicates an average n-type doping of ~5x10 18 cm -3 over the region probed. This number is qualitatively similar to the indium concentration determined by SIMS for the same sample (46F), suggesting a high level of dopant activation in the CdTe layer. This C-V extracted carrier concentration is also qualitatively similar to the Hall carrier concentration measured for similar samples. The SIMS measurement was performed by Evans Analytical Group (EAG) and verifies that the indium-diffused all the way to the silicon substrate and agrees well with the measured C-V carrier concentration. 
Establish CdTe p-type Doping with Carrier Concentration > 3 x 10 15 cm -3
Multiple approaches were adopted during Q1 to dope the absorber material p-type:
• Post growth Cu diffusion
• Post growth Au diffusion
• In-situ As during MBE growth followed by an activation anneal
For either Au or Cu diffusion, a thin layer of Cu or Au was deposited on a CdTe/Si layer and then diffused in by drive-in anneals in an N 2 ambient. Schottky diodes were fabricated to extract the p-type carrier concentration from a C-V analysis. Indium was used as the Schottky contact to the p-type CdTe. Approximately 6,000 Å of In was deposited on the CdTe surface to form the Schottky contact. A Cu/Au stack was used as the p-side ohmic contact. In parallel to the post-growth metal diffusion doping of CdTe, arsenic based in-situ doping during MBE growth was also established and is still under development for repeatably reaching higher doping concentrations in the "as-grown" layers. The in-situ As 2 doped samples were annealed at 400˚C for 30 min in a N 2 atmosphere. A maximum p-type carrier concentration of 7 x 10 15 cm -3 was achieved.
Develop a Low Resistance Contact to n-type CdTe
During the first quarter of this project, indium tin oxide (ITO) was used as a front contact on the In-doped n-type CdTe. Both sputtering and e-beam evaporation were developed for ITO deposition. Glass slides were used for the development and optimization of the ITO process. Table 2 and Table 3 summarize the performances of the ITOs deposited by sputtering and ebeam evaporation on glass slides. During the e-beam evaporation, the deposited oxide layer loses oxygen due to the energetic nature of the e-beam process. Because of this fact, the e-beam evaporation of ITO is performed in a flowing oxygen environment.
Focus of the Second Quarter (Q2)
EPIR's focus during the second quarter was to fulfill the Q2 objectives in the Preincubator proposal and the fabrication of an initial solar cell. The key technology developments targeted during Q2 of the program were as follows:
5. To grow single crystal thin-film CdTe and CdZnTe ( (111) and (211)) on p-type doped Si substrates using molecular beam epitaxy (MBE).
6. Achieve top-layer n-type carrier concentration in those CdTe and CdZnTe films with active carrier concentration > 3 x 10 16 cm -3 and high majority carrier mobility.
7. Achieve absorber p-type carrier concentration > 3 x 10 15 cm -3 in CdTe and CdZnTe films grown epitaxially on p-type Si substrates.
8. Fabrication of a single-junction CdZnTe solar cell.
Growth of Thin-Film CdZnTe on Si Substrates with Reasonable Crystallinity
Using MBE The growth conditions required for high quality single-crystal CdZnTe on Si growth are different from the optimal growth conditions for epitaxial single-crystal CdTe on Si. To optimize the growth conditions, a series of growth runs was performed on (111) and (211) oriented Si substrates.
A series of different CdZnTe test structures was grown with different MBE growth conditions including growth-interrupted annealing cycles during the CdZnTe layer growth to relieve the misfit strain of the layer.
The final growth structure is a Cd 1-x Zn x Te/ZnTe/Si layer structure on p-type Si (see Figure 9 ). This structure facilitates ease of growth and is useful for single-junction and possible future The EPIR single-junction device structure uses p-type Si as the back contact, so all device orientated growths were on p-doped low resistivity Si substrates. The growth process and the characterization (wafer image, Nomarski and HRXRD) of the most recent layers are presented here. In all cases, the FWHM of CdZnTe grown on (111) Si is larger than that of CdZnTe grown on (211) Si, an has a correspondingly higher defect concentration. In the best case, the rocking curve FWHM for growth on (111) Si was 2188 arcsec. By HRXRD analysis, the epilayer is tilted ~ 8° away from the surface normal, and both (111) and (211) orientations were detected. However, from the diffracted intensities, the (111) orientation is the dominant orientation.
The layer surface is wavy (see Nomarski image in Figure 10 ). This surface morphology is a result of the off-axis tilt of the surface and possibly also from an inadequate relaxation of the ZnTe buffer layer prior to the CdZnTe growth. (111) and (211) Because of the recent improved results observed in terms of the FWHM and defect densities for CZT grown on Si(211), low resistivity p-type Si(211) substrates (< 0.005 Ohm-cm) are being adopted for future growth of CZT for solar cell development purposes.
p-type Doping of CdTe
High efficiency II-VI based solar cells require reproducible p-type doping with carrier concentrations > 5 × 10 15 cm -3 for n-on-p device architectures. CdTe and CdZnTe can be doped in situ during MBE growth with different dopant species. Arsenic is being developed as one possible p-type dopant for single crystal CdTe and CdZnTe single-junction solar cells. An arsenic cracker cell is used to crack As 4 to As 2 during the growth process. Arsenic is not active as-grown and requires a post-growth annealing process. Different annealing conditions to activate the in situ As-doped CdTe/Si layers were tried. Figure 12 plots the extracted carrier concentration from capacitance -voltage (C-V) measurement for a series of samples with various activation anneals. The arsenic level was measured by SIMS to be approximately 5 × 10 16 cm -3 for the layers shown in Figure 12 . Shorter anneals seem to activate As 2 more efficiently than longer anneals. This may be due to the fact that anneals that are too long or performed at too high a temperature create more Te vacancies (donors) than there are As atoms to fill them. These anneals at too high a temperature or too long a duration would increase the ratio of Te vacancies (donors) to Cd and Zn vacancies (acceptors), effectively compensating the p-type As 2 doping. Conversely, a shorter anneal would not result in as many compensating donor V Te sites, and the As 2 concentration would result in a higher effective p-type doping level. A procedure has been developed to establish the reproducibility of the As 2 activation and to establish its value for larger substrates.
Copper and gold have also been explored as p-type dopants. Cu or Au was deposited on clean undoped CdTe/Si substrates, followed by diffusion and activation. Figure 13 is a scatter plot of the measured carrier concentration from recent Cu and Au doping experiments performed on single crystal CdTe/Si. Figure 14 shows a cross-section of the delivered sample. The single-crystal CdTe/Si sample was doped n-type with indium by indiffusion from the top surface. The indium was deposited by e-beam evaporation onto the sample surface after CdTe (CdZnTe) growth. Indium tin oxide (ITO) contacts were deposited on the four corners of the sample and used as ohmic contacts for Hall measurements. 
n-type Doping of CdZnTe
During the second quarter, EPIR started working on the n-type doping of CdZnTe with the sample D10025, both single junction and tandem cells will have CdZnTe as the absorber and window layer. Table 4 is a snapshot of our preliminary initial success in doping single crystal CdZnTe/Si using the same approach as used for doping single crystal CdTe/Si. A detailed study is needed to repeat and reproduce these CdZnTe doping results over a larger number of samples; however, the initial n-type doping results are comparable to the singlecrystal CdTe/Si results and are very promising.
Initial Solar Cell Fabrications
Junction Depth
Preliminary EPIR devices were fabricated by diffusing indium in from the top surface of a nominally p-type CdTe or CdZnTe layer to form the n-side emitter in an n-on-p cell architecture. SIMS analysis has been performed on a few of the early cells to determine the emitter thickness (junction depth). Figure 16 is a SIMS plot of the indium dopant level for two developmental solar cells fabricated at EPIR. The junction depths of early cells as measured by SIMS, assuming substantial activation of the indium, were from 1 µm to > 3 µm (see Figure 16 ). In addition to obtaining consistently high activation, future cell development will focus on reducing the junction depth. This will be achieved by in situ n-type doping, but also could be achieved by reducing the diffusion time or temperature, or by controlled back etching to remove part of the ndoped layer.
Figure 16. Indium SIMS profile of diffused junctions on EPIR developmental cells indicating a junction depth of several microns (depending on the anneal conditions). The green line represents the ideal junction depth of ~ 200 nm in thickness.
Short-Circuit Current Density
The short-circuit current density J sc can be reduced from its ideal value by three effects: (1) the reflection of light at the front surface of a solar cell, (2) the absorption of light in any coating on the front surface, and (3) the recombination of electrons and holes. The third effect also occurs primarily at the front, in the emitter layer, because of the high electron density there, which makes the minority carrier recombination time in the emitter layer extremely small, and because the hole mobilities are much smaller than are electron mobilities. Theoretically, J sc should have been 22 mA/cm 2 for the E g = 1.8 eV cells and 26 mA/cm 2 for the E g = 1.66 eV cells. There was relatively little variation in the values of J sc among the different cells we fabricated. For the best cells the value of J sc was ~16 mA/cm 2 for both E g = 1.8 eV and E g = 1.66 eV, both with and without an ITO coating. We assume that the ITO both absorbed some incident light and reduced the surface reflection, with the two effects cancelling out, consistent with the measured optical properties of our ITO coatings. From the optical properties of the ITO coatings, we estimate that front-surface reflection and light absorption reduced the possible value of J sc from 22 mA/cm 2 to ~18 mA/cm 2 for E g = 1.8 eV. Had there been substantial activation of the indium dopants in the very thick emitter layer, almost all electron-hole pairs created in that layer would have failed to contribute to J sc , and its value would have been reduced by more than another factor of two. That was perhaps the first sign that only an extremely small fraction of the indium dopants were activated. The reason for J sc not being larger in the cell with less Zn (a lower bandgap) may be that the indium activation is better with less Zn, which has been observed by others.
Desired junction depth SIMS indium profile of actual junction depth on two different EPIR CZT Cells
EPIR's current emitter depth ~ 1.5-3 um in depth. We need to reduce emitter thickness by over an order of magnitude.
1. Reduced diffusion times.
Deep diffusion and back
etching.
3. Grown junctions -long term solution.
Fill Factor
A series of cells were fabricated using an indium grid only as the top n-side contact using different indium metal thicknesses. A third contact option using indium tin oxide (ITO) was explored as a method for improving the junction fill factor. Figure 17 is a plot of the experimental cell fill factor for two different cell configurations comparing indium grids of different thicknesses and for an ITO layer used as the top contact. While there is still considerable scatter in the data, the ITO layer dramatically improved the fill factor of the devices, with the best cell fill factors reaching into the mid to upper 70% range, a very promising result. 
Open-Circuit Voltage
The difference between the bandgap of the semiconductor from which a solar cell is fabricated measured in volts, We first determined the Zn concentrations and bandgaps of the CdZnTe layers from which the solar cells were fabricated. The Zn compositions of the CdZnTe layers were determined by measuring the position of the 2θ mes angle by HRXRD. From the 2θ values of ZnTe (211) and CdTe (211) (76.3866˚ and 71.2058˚ respectively), one can find the Zn content of any composition of CdZnTe from .
(1)
The corresponding equation can be derived for the (111) parameters, leading to .
We found y = 0.278 and y = 0.518 for the two CdZnTe layers from which cells were fabricated Because of the large difference between the lattice constants of CdTe and ZnTe (>5.5%), this determination of the Zn concentration y should be accurate despite the strain in the CdZnTe layers. However, there are substantial differences between the values of E g given by the three different formulas in the literature for E g (y) for these concentrations; they give E g = 1.66 ± 0.04 eV for y = 0.278 and E g = 1.80 ± 0.04 eV for y = 0.518. Therefore, we separately measured E g optically for both layers. As we have spectral response equipment only for the infrared and do not have photoluminescence equipment, we made initial measurements of E g in-house by reflectivity before sending the cells out for spectral response measurements. We compared specific features in the reflectivity of CdTe and ZnTe near their bandgaps with their known bandgaps, and then used the same relations to determine the bandgaps of the CdZnTe layers from their reflectivities. We again found E g = 1.66 eV for y = 0.278 and E g = 1.80 for the two layers. By comparing the accuracy of this same technique for HgCdTe samples with known bandgaps, we estimate the uncertainty in these determinations to be approximately ± 0.02 eV.
Cell Efficiency
The initial cell efficiencies were below 10%, largely due to low fill factors and low short-circuit currents. However, after using an ITO top coating, our best cell, with a 77% fill factor and V oc = 1.34, achieved an efficiency of 16.4%, 1.4% above the goal set in our proposal. I-V curves for this cell and for our best cell for y = 0.278 are shown in Figure 18 . We are confident of being able to consistently repeat the performance of that cell within the next year, and are now engaged in a systematic scientific study to understand all of the physical factors that can affect the performance of a CdZnTe cell. Furthermore, achieving a cell with the same fill factor and opencircuit voltage, but with greatly reduced reflection and absorption of light at the front surface would yield a one-sun single-junction cell with an efficiency of ~22%. 
Focus of the Third Quarter (Q3)
EPIR's focus during the third quarter was to fulfill the Q3 objectives in the Preincubator proposal. The key technology developments targeted during Q3 of the program were as follows:
1. The growth of thin-film CdZnTe on silicon substrates with high crystal quality using molecular beam epitaxy (MBE).
2. Layer stress reduction and the doping of CdZnTe (CZT) n-type.
3. Achieving low resistance ohmic contacts on the p-type absorber layer and consistently achieving p-doping concentrations > 3 x 10 16 cm -3 .
4. Measurement and reduction of the components of the cell series resistance (R s )
Growth of Thin-Film CdZnTe on Si Substrates with High Crystal Quality
Using MBE CdZnTe absorber layers have been grown on p-type doped Si substrates with both (111) and (211) orientations (see Figure 19) . Two different growth structures were used for solar cell fabrication. One growth structure is a single-layer p-doped CdZnTe absorber layer (Figure 19 left), and the other structure is an in situ grown CdZnTe p-n homojunction with both the p-type and n-type regions being formed during MBE growth. Two different "grown-junction" structures were grown during the past quarter ( Figure 19 center and right respectively) . The growth parameters of interest are highlighted in Table 5 and Table 6 for (211) and (111) oriented silicon substrates respectively. In these tables, the layers are classified depending on the growth structure (see Figure 19) . The values given in the columns referring to the In concentration are obtained by SIMS in a previous experiment. The In cap column is checked if an indium cap is deposited on top of the stacking at the end of the growth. The Zn composition of the CdZnTe layer is determined by measuring the position of the 2θ mes angle by HRXRD, as is discussed in Section 3.5.4 above. Table 7 presents the results of the Zn composition for CdZnTe layers grown on (211) oriented Si with a total thickness of 3 microns. The full width at half maximum (FWHM) each layer is also presented. The FWHM values of indium doped and undoped samples are nearly identical meaning that the presence of an Indoped layer in the structure does not significantly influence the crystal quality of the layer. The same conclusion can be drawn for the influence of layer growth rate on the layer FWHM. The surface morphology of the as-grown CdZnTe layers was inspected after each growth run. The undoped and indium doped CdZnTe layers look similar (from a surface morphological point-of-view) when the growth substrate is (211) Si (see Figure 20) . The surface morphology of layers D10071 and D10088, respectively, shown in Figure 20 represent typical undoped (left) and indium doped (right) samples grown on (211) Si. However, the surface morphology is not the same for as-grown and indium doped CdZnTe layers grown on Si(111) as is shown in Figure  21 (left) (D10097) and (right) (D10093), where the surface morphology of the indium doped sample is seen to be dramatically different from that of the undoped sample. The difference between the surface morphology of the two samples grown on (111)Si can be explained by the surface crystal structure. At the end of the growth of n-CdZnTe/pCdZnTe/Si(211), the RHEED pattern is perfectly 2D whereas it is 3D for the same structure grown on Si(111). Note that for the growth of a single p-CdZnTe layer, the RHEED is 2D at the end of the growth for both substrates.
To determine the impact of the Zn content on the crystal quality of CdZnTe grown on Si, the Zn content for a series of samples grown on (211) oriented Si was intentionally varied between 20% and 50%. The XRD rocking curve FWHM was measured for each sample and was found to be similar for all layers regardless of the Zn fraction. In the second quarter we demonstrated that a growth rate of about 0.8 µm/hour results in a CdZnTe layer tilted by ~ 10 degrees from the silicon surface for CdZnTe grown on Si(111). These highly tilted layers were not suitable for further device processing. The CdZnTe layers grown on Si(111) that are presented in this report are grown using a growth rate of 0.5 µm/hour. For these growth conditions, no layer tilt was measured relative to the Si substrate.
In summary, we are now able to grow high quality CdZnTe routinely with any Zn composition with a low rocking curve FWHM. We also are able to screen the as-grown wafers for layer stress prior to cell processing.
Layer Stress and Doping CdZnTe (CZT) n-type
Two techniques were used in the third quarter (Q3) for doping CdZnTe n-type:
1. In situ doping using co-evaporation of CdTe, ZnTe and In, in order to create CdZnTe:In n-type layers.
2. Post-growth deposition of an In layer by e-beam evaporation followed by a hightemperature indium diffusion anneal to diffuse the indium into the CdZnTe to dope it ntype.
For in situ doped CdZnTe, all of the layers appear normal after growth when inspected under a Nomarski optical microscope. However, after the diffusion of indium into the sample from the sample surface, cracks are sometimes observed when the sample is examined under a Nomarski microscope. The formation of cracks during indium diffusion was found to be independent of layer growth rate, layer Zn fraction over the range investigated, 20% Zn to 50% Zn, and the thickness of the layer. As an example, Figure 22 shows the Nomarski pictures after indium diffusion for two different wafers: (left) D10056, which showed cracks after indium diffusion and layer D10062 (right) that survived indium diffusion without cracking. From our experiments, we observed that there is a strong correlation between the appearance of cracks after the In diffusion and the spread in the XRD omega scan. The omega scan is a mapping of the angle between the analyzed area and the X-ray beam in the Bragg Brentano geometry. The variation in this angle is a signature of a local curvature of the wafer which can be induced by a strain occurring during layer growth. By dispersion mapping the wafers, it is possible to screen out high stress wafers prior to cell processing. It is also possible to control the growth to eliminate almost all high stress wafers. CdZnTe samples with Zn concentrations between 20% and 50% were doped p-type to measure the carrier concentration by Van der-Paw Hall measurements. An undoped high resistive thick CdTe buffer layer was grown in between the Si substrate and the p-type CdZnTe layer to electrically isolate the CdZnTe layer from the Si substrates. Figure 23 is a cartoon cross-sectional schematic of the layer structure used for Hall measurements. After growth, the samples were diced into 11 x 11 mm 2 pieces. Photolithography was used to pattern contacts at the four corners of each sample. Thin Cu/Au contacts were deposited on the samples to form ohmic contacts to the p-type CdZnTe. Room temperature Hall measurements were performed on the samples and are listed in Table 8 . Carrier concentrations in the range of 10 17 to 10 19 cm -3 and carrier mobilities in the range of 5 -15 cm 2 /Vs were found from the Hall measuements. To confirm that the Zn was not interdiffusing into the CdTe buffer layer, test samples were annealed from layer 49 at higher temperature (400˚C for 30 min in N 2 ). A SIMS analysis of the annealed sample verified that there was almost no interdiffusion of Zn in the CdTe buffer layer from the neighboring CdZnTe and ZnTe layers (Figure 25 ). 
Achieving Low
Courtesy of Evans Analytical Group (EAG).
In summary, we have achieved high levels of p-type doping in CdZnTe samples. We have also demonstrated that the Zn within our wafers is stable under high-temperature anneals. A series of experiments were performed to isolate the source of the series resistance and eliminate it. Figure 28 shows the cross-section of the EPIR cell structure. The anomalous high series resistance in our cell structure could be from multiple sources, including the front metal/n-CZT interface, the cell emitter, the p-CdZnTe absorber layer, the p-CdZnTe/ZnTe interface, the ZnTe/Si interface, the 500 µm thick p-type Si and/or the back Si/Al contact. To determine the origin of the overall cell series resistance, different parts of the cell structure stack were probed independently and the series resistance of each part of the cell stack was compared with the total stack R s (see Figure 29) . The I-V response of the entire cell stack measured in the dark was compared with the dark I-V response of the different cell components. The resistance was determined from the far forward bias characteristics of the current-voltage response. The dynamic resistance-voltage response was derived from the current voltage response and used to determine the series resistance of each component in forward bias (+1 Volt was used as the standard for comparison). It was found that the resistance across the entire stack between contacts 1 and 4 (R 1-4 ) was orders of magnitude higher than when either R 1-2 or R 1-3 was measured, indicating that the high series resistance was on the n-side (emitter side) of the junction. A series of experiments were performed in which a uniform thick indium layer was used as the top contact to the n-side of the solar cell. The thick indium was deposited by e-beam evaporation and annealed to form an ohmic contact to the n-side of the junction. The cell test structure is illustrated in Figure 30 . Figure 30 . Cross-sectional schematic of the cell test structure used to reduce the series resistance on the n-side of the junction. Thick indium contacts were diffused into the n-side of the CdZnTe in an attempt to form a low resistance n-side contact to the CdZnTe cell. The thick indium is not optically transparent and therefore only dark I-V curves could be measured.
Measurement and
Dark I-V measurements were performed on the test structure illustrated in Figure 30 . The dark current voltage response from one of the test cells is plotted in Figure 31 . A model fit to the dark I-V is plotted in Figure 32 . The model fit to the dark I-V illustrates a dramatically lower series resistance and a junction ideality factor (n) of approximately 1.4. Figure 33 is a plot of the junction R d A versus voltage response for the same junction. Note the reduced R d A product at 1 V compared with the R d A product at 1 V from the cell in Figure 27 . This confirms that the high series resistance of the recent cells was due to the n-side contact.
Buffer Layer Additional improvements to the n-side contact have reduced the contact resistance to levels where the total cell series resistance is starting to be dominated by the resistance of the Si substrate. The challenge moving forward is to design an n-side contact metal grid structure that will allow for optical measurements on the cells while preserving the improved n-side contact resistance.
Focus of the Fourth Quarter (Q4)
EPIR's focus during the fourth quarter was to fulfill the Q4 objectives in the Preincubator proposal and to systematically study all of the factors that may affect the efficiency of a singlejunction CdZnTe solar cell so as to be able to consistently replicate and improve on the results of our best cell discussed in Section 3. The key technology developments targeted during Q4 of the program were as follows:
1. Determination of the bulk minority carrier lifetime τ of unintentionally p-doped CdZnTe grown on Si by MBE and delivery of a sample with τ > 100 ns to NREL 2. N-type iodine doping of CdZnTe
Determination of the Bulk Minority Carrier Lifetime τ of Unintentionally pdoped CdZnTe (the absorber layer material)
The program goal with respect to minority carrier recombination lifetimes was to achieve lifetimes >100 ns in unintentionally p-doped CdTe/Si or CdZnTe/Si and to deliver a sample with The EPIR contactless microwave measurements on CdTe gave lifetimes >5 μs. From later measurements it is clear that those measurements did not measure the CdZnTe minority carrier recombination lifetimes; probably they measured trap lifetimes. The EPIR photoconductive decay measurements gave varying results, from <3 ns for samples with unpassivated surfaces up to 1.3 μs for CdTe for the best CdS-passivated CdTe sample and 260 ns for the best CdSpassivated CdZnTe sample (see Figure 36) . The results depended strongly on the type and thickness of the passivant because the lateral surface current was being measured, and the surface recombination velocity was very high in the absence of good passivation. Figure 36 shows the photoconductive decay measured by EPIR for the CdTe and CdZnTe layers with the best CdS passivation and with p ≈ 10 15 cm -3 . Because the appropriate minority carrier lifetime for the buried absorber region of a solar cell is that of electrons diffusing through the absorber layer toward the top emitter layer, never in contact with the surface, not that of a lateral electron surface current, it will be independent of the effects of surface recombination, and should therefore be longer than that of the electrons moving laterally along the layer surface in a photoconductive decay measurement. Therefore, we also determined a minority carrier lifetime by analyzing the light and dark I-V curves of some CdZnTe solar cells. The devices had an intrinsic electron concentration n i ≈ 4 × 10 5 cm -3 , an acceptor contribution n a ≈ 10 14 cm -3 in the absorber region and a donor concentration n d ≈ 10 17 cm -3 in the emitter region. The fits to the I-V curves of multiple cells yielded lifetimes τ > 100 ns.
A program was written to fit the following equations: ,
,
and .
The generation-recombination current density J 0GR and the diffusion current density J 0diff were determined from the fittings. In most cases J 0diff was negligible, and τ was determined from the equation:
with the diffusion length w d estimated to be 4 μm. The results for three devices are shown in Table 9 . The time-resolved photoluminescence measurements performed at NREL gave picosecond lifetimes that are clearly inconsistent with our I-V curves and in particular with the high V oc value found for our best cell. They are not understood, and it has been agreed with NREL that they may be disregarded. Just as the EPIR photoconductive decay measurements give results that depended strongly on the sample passivation. Although the longest lifetime measured at NREL was only 50 ns, given the extremely strong dependence of the measured lifetime on surface effects, the difference between that result and the >100 ns result found by EPIR on the same sample could arise from differences in the experimental configuration. In any case, it has been agreed that for the reasons discussed above photoconductive decay lifetime measurements do not give results appropriate for considering electron lifetimes in the buried absorber regions of solar cells.
Also, the minority carrier lifetime of a ZnTe passivated undoped single crystal CdTe sample grown on a Si substrate was measured using alpha-particle-induced transient spectroscopy at Fisk University. In this technique, an alpha particle is accelerated towards the CdTe/Si layer stack. The energetic particles excite carriers in the layer stack. A bias voltage that accelerates electrons away from the surface is applied across the sample during the excitation process, minimizing surface recombination effects. The carrier lifetime(s) are extracted from the transient response time of the pre-amplifier signal. The lifetime response of our sample is plotted in Figure  35 . Different characteristic lifetimes from the sample including the Si substrate lifetime, the CdTe trap lifetimes and the CdTe minority carrier lifetime can be extracted by analyzing the alpha particle induced carrier decay curve. It is believed that the ~ 25 µs lifetime portion of the curve is from the Si substrates, the ~ 1 and 5 µs decays are typical CdTe trap lifetimes and the 340 ns is the actual minority carrier lifetime of the single crystal CdTe sample. The 340 ns result is consistent with the range of values for τ that we obtained from fitting solar cell I-V curves. Multiple samples were delivered to NREL for lifetime measurements. The extracted sample lifetimes were very low (in the picosecond range) for time-resolved photoluminescence measurements. This was assumed to be due to rapid absorption of the incident laser beam and subsequent rapid surface recombination effects due to insufficient passivation, rather than a true poor bulk lifetime. Photoconductive decay measurements were then initiated at NREL, again with poor extracted lifetimes. Due to the uncertainty in the lifetime measurement methods, and the large range of extracted lifetimes based upon different measurement techniques, the effort to extract the true bulk lifetime on CZT layers is expected to continue in future joint EPIR and NREL collaboration activities.
N-type Iodine Doping of CdZnTe
EPIR attached a CdI 2 cell to the Opus MBE chamber, which enabled us to dope CZT layers with iodine to render the material n-type. However multiple attempted iodine n-type activation anneals were unsuccessful. Therefore, it is highly probable that the iodine is incorporated on cation and/or interstitial sites, as is the well-studied case for As p-dopant atoms in HgCdTe. As in HgCdTe, the cation vacancy concentration is orders of magnitude higher than the Te vacancy concentration, so that at the MBE growth temperature much more of the iodine is incorporated on cation sites than on Te sites, despite the lower energy for iodine on Te sites than on cation sites. If that is true, the iodine could be activated by a short anneal at ~425°C, followed by a longer cation vacancy filling anneal under a Cd and/or Zn overpressure.
As a proposed solution alternative solution, 50 angstroms of indium was sputtered on the surface at an elevated temperature to simultaneously anneal the layer, encapsulate it and indiffuse indium. ITO was immediately sputtered on top of the indium film as a front contact (see Figure  36 ). Figure 36 shows a schematic of the completed cell structure. This process produced encouraging results, even though neither in situ iodine incorporation nor indium indiffusion alone produced the desired doping. Although the doping mechanism is still unclear, we conjecture that indiffused indium in the absence of iodine does not displace a significant number of Cd or Zn atoms from cation sites, but that it does displace the iodine from cation sites. If that is true, the resultant n-doping is indium doping with the iodine acting as a catalyst and would allow controlled n-doping with a sharp cutoff controlled by the point at which the MBE iodine incorporation is begun during growth. The iodine SIMS profile and I-V relationship are shown below for layer W10057 in Figure 37 and Figure 38 . This is the first iodine-doped layer that was processed into the device structure shown above. This yielded the best device performance obtained since the original best cell described in Section 3 above, although we have since obtained better cell efficiencies. Similar processing also was done on layer W10061; this layer had a different iodine profile (see Figure 39 ), but also produced open circuit voltages > 800 mV. The iodine profile is shown in Figure 39 . Figure 40 gives the short-circuit current for cells fabricated from wafers with different dopings and junction depths and the wafer-averages of the short-circuit currents. The current density was found to be approximately inversely proportional to the junction depth, as is expected for very low current densities: this responsiveness to the change in junction depth is encouraging. The performance of the in-situ indium doped layers indicates that it is either the combination of iodine and indium that is boosting cell performance or possibly an MBE-chamber effect. More experimentation is required to determine what is causing the difference in performance. In particular, measurements of the carrier concentration in the n-doped emitter layer would be very useful.
The characteristics of ten cells fabricated from the additional in situ iodine doped layers, along with the targeted doping profiles, are given in Table 10 . The characteristics of eight cells fabricated from the iodine-free in situ indium doped layers, along with the targeted doping profiles are given in Table 11 . The I-V curve of the best performing cell, W10074CC, which gave a V oc of 885 mV is shown in Figure 41 . 
